## What is Claimed:

i	1. A multi chip module substrate comprising:					
2	a plurality of chip sites each having:					
3	(a) a plurality of signal vias, and					
4	(b) a plurality of repair vias;					
5 6	a circuit line net having a plurality of circuit lines, each said circuit line extending between and intended to electrically connect selected signal vias; and					
7 8 9	a repair line net having a plurality of groups of repair lines, each said repair line extending between and electrically connecting a repair via of one said chip site and a repair via of another said chip site.					
1 2	2. A multi chip module substrate according to claim 1 wherein said circuit lines are within said chip sites and said repair lines are within said chip sites.					
1 2	3. A multi chip module substrate according to claim 1 wherein said repair vias are outside of and surrounding an array of said signal vias.					
1 2	4. A multi chip module substrate according to claim 3 wherein said chip sites are identical.					
1 2	5. A multi chip module substrate according to claim 1 wherein said repair vias are disposed uniformly outside of and surrounding an array of said signal vias.					
1	6. A multi chip module substrate according to claim 5 wherein said					
2	chip sites are identical.					

1	in also dissess	7.	A mu	lti chip module substrate according to claim 1 further
2	including:			
3			(a)	a first jumper connection extending between and
4				electrically connecting a first signal via in a first chip site
5				and that repair via in said first chip site that is connected to
6				a repair via in a second chip site in which a second signal
7				via is located and to which said first signal via is intended
8				to be connected; and
9			(b)	a second jumper connection extending between and
10				electrically connecting said second signal via in said second
11				chip site and that repair via in said second chip site that is
12				connected to said repair via in said first chip site to which
13				said first signal via is electrically connected.
1		8.	A mul	ti chip module substrate according to claim 7 wherein said
2	circuit lines as	re with	in said c	hip sites and said repair lines are within said chip sites.
1		9.	A mul	ti chip module substrate according to claim 7 wherein said
2	repair vias are	outsic		surrounding an array of said signal vias.
1		10.	A mul	ti chip module substrate according to claim 9 wherein said
2	chip sites are			
1		11.	A mul	ti chip module substrate according to claim 7 wherein said
2	repair vias are			ormly outside of and surrounding an array of said signal vias.
	- F	P 01	- 3	, value of and barrounding an array of said signal vias.
1		12.	A mul	ti chip module substrate according to claim 11 wherein said

chip sites are identical.

2

1	13.	A mu	Iti chip module substrate according to claim 1 wherein:
2		(a)	the number of said repair vias in each said chip site is equal to the number of said chip sites minus one,
4 5		(b)	the number of said groups of said repair lines is equal to the number of said chip sites, and
6 7		(c)	the number of said repair lines in each said group is equal to the number of said chip sites minus one.
1	14.	A mul	ti chip module substrate according to claim 4 wherein:
2		(a)	the number of said repair vias in each said chip site is equal to the number of said chip sites minus one,
<b>4</b> 5		(b)	the number of said groups of said repair lines is equal to the number of said chip sites, and
6 7		(c)	the number of said repair lines in each said group is equal to the number of said chip sites minus one.
1	15.	A mul	ti chip module substrate according to claim 7 wherein:
2		(a)	the number of said repair vias in each said chip site is equal to the number of said chip sites minus one,
4 5		(b)	the number of said groups of said repair lines is equal to the number of said chip sites, and
6 7		(c)	the number of said repair lines in each said group is equal to the number of said chip sites minus one.

1	16.	A me	ethod of repairing an electronic package comprising the steps
2	of:		
3	provi	ding a ı	multi chip module substrate including:
4		(a)	a plurality of chip sites each having:
5			(1) plurality of signal vias, and
6			(2) plurality of repair vias,
7		(b)	a circuit line net having a plurality of circuit lines, each said
8			circuit line extending between and intended to electrically
9			connect selected signal vias, and
10		(a)	
11		(c)	a repair line net having a plurality of groups of repair lines,
12			each said repair line extending between and electrically connecting a repair via of one said chip site and a repair via
13			of another said chip site;
14	identi	fying ir	a circuit intended to be composed of:
15		(a)	a first signal via in a first chip site,
16		(b)	a second signal via in a second chip site, and
17		(c)	a circuit line extending between and intended to electrically
18			connect said first signal via and said second signal via
19	a defect in one of:		
20		(a)	said first signal via,
21		(b)	said second signal via, and

23	(	said circuit line extending between and intended to
24		electrically connect said first signal via and said second
24		signal via;
25	isolating	said first signal via;
26	isolating	said second signal via;
27	electrical	ly connecting said first signal via in said first chip site to that
28		ip site that is connected to a repair via in said second chip site;
29	and	The state of the s
30	electrical	ly connecting said second signal via in said second chip site to
31		cond chip site that is connected to said repair via in said first chip
32	site connected to said fir	est signal via.
		-
1	17. A	method of repairing an electronic package according to claim 16
2	wherein:	1 1 15 11 15 11 15 11 15
3	(a	) the step of isolating said first signal via includes depositing
4		a thin dielectric over said first signal via,
		5
5	(b	) the step of isolating said second signal via includes
6		depositing a thin dielectric over said second signal via,
		£,
7	(c)	the step of electrically connecting said first signal via in
8		said first chip site to that repair via in said first chip site
9		that is connected to a repair via in said second chip site
10		includes depositing a first jumper conductor between said
11		first signal via in said first chip site and that repair via in
12		said first chip site that is connected to a repair via in said
13		second chip site; and

14 15 16 17 18 19 20			(a)	said second chip site to that repair via in said second chip site that is connected to said repair via in said first chip site connected to said first signal via includes depositing a second jumper conductor between said second signal via in said second chip site and that repair via in said second chip site that is connected to a repair via in said first chip site.
1 2	wherein:	18.	A me	thod of repairing an electronic package according to claim 17
3 4 5 6 7			(a)	the step of electrically connecting said first signal via in said first chip site to that repair via in said first chip site that is connected to a repair via in said second chip site further includes overcoating said first jumper conductor with a dielectric, and
8 9 10 11 12			(b)	the step of electrically connecting said second signal via in said second chip site to that repair via in said second chip site that is connected to said repair via in said first chip site further includes overcoating said second jumper conductor with a dielectric.
1		19.	A me	thod of repairing an electronic package according to claim 18
2 3 4			(a)	wherein each of said chip sites further includes a ceramic base into which said signal vias and said repair vias extend, and
5 6			(b)	said method further includes the step of firing the electronic package to bond:
7 8				(1) said thin dielectric over said first signal via to said first signal via,

9				(2)	said thin dielectric over said second signal via to
10					said second signal via,
11				(3)	said first jumper conductor to said ceramic base of
12					said chip site having said first signal via and that
13					repair via of the chip site having said first signal via
14					that is connected to that repair via of the chip site
15					having said second signal via,
16				(4)	said second jumper conductor to said ceramic base
17					of said chip site having said second signal via and
18					that repair via of the chip site having said second
19					signal via that is connected to that repair via of the
20					chip site having said first signal via,
21				(5)	said dielectric overcoating of said first jumper
22				(3)	conductor to said first jumper conductor, and
22					conductor to said inst jumper conductor, and
23				(6)	said dielectric overcoating of said second jumper
24					conductor to said second jumper conductor.
1		20.	A mat	thad af	rongiring an algetronic nealtage according to algim 10.
1 2	wherein:	20.	Ame	inou or .	repairing an electronic package according to claim 19
۷	wherem.				
3			(a)	the ste	ep of depositing said first jumper conductor includes
4				depos	iting said first jumper conductor over said thin
5				dielec	tric over said first signal via,
6			(b)	the ste	ep of depositing said second jumper conductor
7			( )		les depositing said second jumper conductor over said
8					ielectric over said second signal via,

9	(c)	the ste	ep of overcoating said first jumper conductor with a
10		dielect	tric includes overcoating said first jumper conductor
11		over sa	aid first signal via with said dielectric overcoating
12		said fi	rst jumper conductor,
13	(d)	the ste	ep of overcoating said second jumper conductor with
14		a diele	ectric includes overcoating said second jumper
15		condu	ctor over said second signal via with said dielectric
16		overco	pating said second jumper conductor, and
17	(e)	said m	ethod further includes the steps of:
18		(1)	removing said dielectric overcoating over said first
19			signal via to expose said first jumper conductor over
20			said first signal via, and
21		(2)	removing said dielectric overcoating over said
22			second signal via to expose said second jumper
23			conductor over said second signal via.